

INSIGHT: A Universal Neural Simulator Framework for Analog Circuits with Autoregressive Transformers

Souradip Poddar¹, Youngmin Oh², Yao Lai¹, Hanqing Zhu¹, Bosun Hwang², David Z. Pan¹

¹ECE Department, The University of Texas at Austin, Austin, TX, USA,

²Samsung Advanced Institute of Technology, Republic of Korea

souradippddr1@utexas.edu, youngmin0.oh@samsung.com, yao.lai@austin.utexas.edu,

hqzhu@utexas.edu, bosun.hwang@samsung.com, dpan@ece.utexas.edu

Abstract—The compute-intensive nature of SPICE simulations hinders effective analog design automation. This paper introduces INSIGHT, a data-efficient, adaptive, high-fidelity, technology-agnostic universal neural simulator framework that formulates analog performance prediction as an autoregressive sequence generation task to accurately predict performance across diverse circuits. INSIGHT achieves test R^2 scores ≥ 0.95 , outperforming existing neural surrogates. Cross-technology transfer learning experiments show that INSIGHT can preserve model performance with $\sim 60\%$ less training data. Low-Rank Adaptation (LoRA) integration further reduces memory footprint by $\sim 42\%$ and training time by $\sim 25\%$, maintaining high performance. Our experiments show that INSIGHT-based RL sizing framework achieves $100\text{-}1000\times$ lower simulation costs over existing sizing methods for identical benchmarks and target specifications.

I. INTRODUCTION

Analog circuits exhibit significant variation across and within types, each characterized by distinct performance metrics, design parameters of varying dimensions, and technologies. Consequently, this has spurred numerous optimization efforts to automate the labor-intensive analog design process. Bayesian Optimization methods [1], while known for their sample efficiency, often face scalability challenges in high-dimensional optimization for complicated analog circuit optimization tasks. On the other hand, learning-based approaches, like [2–10], require numerous real-time simulator interactions (i.e., poor sample efficiency). Given the vast and complex design space, the intricate interplay of underlying circuit physics in deep submicron technologies, and the multifaceted performance trade-offs, repeated simulations within the optimization loops become inherent for effective design space exploration for optimal circuit performance.

This heavy reliance on on-the-fly, time-consuming SPICE simulations motivates the development of cheap circuit simulator surrogates to expedite the analog optimization tasks. Traditional equation-based analog performance prediction methods [11, 12] are time-consuming, unscalable, and highly inaccurate in modern processes. Black-box ML-based performance modeling approaches employing polynomial regression [13], neural networks [14], and graph representations with neural networks [15] yield rapid inference but suboptimal prediction accuracies for complex circuits while still requiring substantial, costly simulation-based training data. [16] employs semi-supervised contrastive regression with scaling rules for synthetic data augmentation for effective analog performance prediction. While aiming for data-efficiency, this approach




Fig. 1: INSIGHT Framework

yields suboptimal R^2 scores with complex circuits on advanced processes across a broader range of performance metrics. Developing a *data-efficient, high-fidelity* circuit simulator surrogate with strong generalization capabilities and rapid fine-tuning potential remains an open challenge.

Given the high interdependence of performance metrics inherent to analog circuits, for the first time, we propose to formulate the analog circuit performance prediction problem as an *autoregressive generation task*, i.e., predicting simulation-costly performance specification by leveraging provided design parameters and partial performance information (provided or previously-generated) in a sequential manner. The autoregressive problem setup enforces the model to automatically reason and capture the inherent interdependency in the challenging analog performance prediction task, easing the learning complexity and providing much better prediction quality than previous learning-based methods [10].

In this paper, we introduce INSIGHT, a novel, technology-agnostic, data-efficient, high-fidelity universal neural circuit simulator framework that learns to accurately predict analog performance on previously unseen parameters autoregressively, using decoder-based transformer architecture [17, 18]. Our framework’s autoregressive learning facilitates accurate prediction of simulation-costly critical transient specifications leveraging performance data from less expensive simulations. INSIGHT consistently demonstrates high R^2 scores and minimal test losses across various circuits and technologies, at microsecond inference times. Furthermore, INSIGHT is highly scalable and can integrate into existing EDA optimization workflows to enhance sample efficiency. INSIGHT supports data-efficient knowledge transfer across technology nodes and

enables parameter-efficient fine-tuning on unseen nodes using Low-Rank Adaptation (LoRA) [19, 20], ensuring strong model performance and effective transfer learning.

The key contributions of this work include:

- **Novel autoregressive formulation.** We formulate analog circuit performance prediction as an autoregressive sequence modeling task, leading to our INSIGHT, a universal neural simulator framework designed around a decoder-only autoregressive Transformer architecture.
- **High data-efficiency with high prediction fidelity:** Our novel autoregressive formulation simplifies the learning complexity of the prediction task by inherently capturing the metric interdependencies and leveraging partial, less expensive metric information to boost prediction accuracy for the simulation-costly ones, thus enabling high-fidelity predictions with enhanced data efficiency.
- **A universal framework with circuit- and technology-agnostic capabilities:** The INSIGHT framework demonstrates strong generalization across unseen circuit types. Additionally, it supports efficient knowledge transfer to unseen technology nodes through parameter-efficient fine-tuning, ensuring high computational efficiency.
- We have rigorously validated INSIGHT across different circuits and technologies. Our cross-technology transfer learning experiments demonstrate INSIGHT’s ability to maintain test R^2 scores ≥ 0.95 with $\sim 60\%$ less training data than training from scratch. LoRA integration enhances computational efficiency, reducing memory footprint by $\sim 42\%$ and training time by $\sim 25\%$ while maintaining high model performance.
- To our knowledge, this marks the first **successful** application of a universal neural simulator framework leveraging autoregressive Transformers in analog design automation.

The source code¹ is available on GitHub.

II. PRELIMINARIES

In this section, we briefly discuss some insights into analog circuit basics/metrics and Transformer architectures, discussing our rationale for choosing them.

A. Analog Circuit Basics and Metrics

In analog circuits, performance metrics and parameters are highly interdependent. By leveraging these interdependencies, we can build effective and data-efficient prediction models. For instance, in OPAMPs, fundamental metrics such as Quiescent Current (I_Q) and DC Gain, when combined with parameter information, can significantly enhance predictions for other key specifications, like unity-gain bandwidth (UGBW) and phase margin (PM). Similarly, integrating all static metrics provides crucial insights into the circuit’s potential transient behavior. Thus, leveraging partial performance metric information can significantly enhance prediction accuracies for critical, simulation-costly specifications such as slew rate and settling time. Furthermore, given the transferable nature of circuit physics across technologies for a given topology, understanding performance interdependencies within one node provides

valuable insights applicable to other nodes. These insights, combined with the adaptability and transferability of Transformer architectures, motivate the adoption of autoregressive Transformers to build a universal neural simulator framework that effectively predicts performance across technologies.

B. Transformer Architectures

Transformers constitute a powerful class of generative deep learning architectures that have revolutionized sequence modeling tasks in natural language processing and beyond [21–23]. These models stand out due to their self-attention mechanism, which effectively captures dependencies between tokens in a sequence regardless of distance. The self-attention mechanism [18] evaluates dependencies within a sequence by computing a weighted sum of value vectors. These weights highlight the most relevant token information for predicting subsequent tokens and are derived from the dot product of input vectors. Unlike traditional RNNs [24], Transformers process data in parallel, enhancing efficiency and scalability. While the original Transformer architecture [18] consists of stacked layers of encoders and decoders, decoder-only models like GPT [25] have recently demonstrated notable success in sequence data generation. Decoder-only Transformers employ solely the decoder component, composed of multi-head self-attention and position-wise feed-forward networks [26].

III. THE INSIGHT FRAMEWORK

In this section, we introduce our proposed universal neural simulator framework, INSIGHT, for analog performance prediction. Section III-A details INSIGHT architecture and the probabilistic rationale behind our approach. Section III-B discusses our performance metric sequencing strategy for data efficiency, while Section III-C explores INSIGHT’s transfer learning capabilities.

A. INSIGHT Architecture

In INSIGHT, we are driven by a critical inquiry: Can we develop an *effective* and *efficient* surrogate model that utilizes circuit parameters and partial performance metrics information (if available) to predict remaining simulation-costly performance numbers accurately? This question is particularly pertinent as current analog front-end design automation heavily depends on time-intensive simulations like SPICE, incurring a strong demand to ease the reliance.

The problem can be formally represented as follows: For a given analog circuit topology and a B sequence of N design parameters $\{x_{i,1:N}\}_{i=1}^B$, where $x_{i,1:N} = (x_{i,1}, \dots, x_{i,N})$, for example, width-to-length ratios (W/L), our goal is to predict the corresponding M performance specifications $\{y_{i,1:M}\}_{i=1}^B$ where $y_{i,1:M} = (y_{i,1}, \dots, y_{i,M})$ accurately. In the context of maximum likelihood estimation (MLE), this predictive task is mathematically framed as maximizing the likelihood function $P(y_{i,1:M} | x_{i,1:N}; \theta)$, where θ represents the model parameters:

$$\begin{aligned} \hat{\theta} &= \arg \max_{\theta} \prod_{i=1}^B P(y_{i,1:M} | x_{i,1:N}; \theta) \\ &= \arg \max_{\theta} \prod_{i=1}^B \prod_{j=1}^M P(y_{i,j} | x_{i,1:N}, y_{i,1:j-1}; \theta) \end{aligned}$$

¹<https://github.com/UTDA-group/INSIGHT-FRAMEWORK>

This objective is equivalent to minimizing the Negative Log Likelihood (NLL), expressed as:

$$\text{NLL} = - \sum_{i=1}^B \sum_{j=1}^M \log P(y_{i,j} \mid x_{1:N}, y_{i,1:j-1}; \theta) \quad (1)$$

Each term, $P(y_{i,j} \mid x_{1:N}, y_{i,1:j-1}; \theta)$, quantifies the likelihood of observing the token $y_{i,j}$, given the design parameters, the previously predicted performance specifications, and the model parameters. This formulation connects to the contextual approach in autoregressive sequence generation tasks involving decoder-based Transformers like GPT [25] and motivates us to use a decoder-style Transformer model for INSIGHT. Figure 1 presents a conceptual diagram illustrating INSIGHT’s autoregressive sequential inferencing of performance metrics.

The formulation of circuit performance prediction as an autoregressive sequence generation task allows us to leverage the inherent strengths of transformer architectures. Unlike fully connected layers, which require fixed input and output dimensions, transformers’ adaptive capabilities automatically accommodate varying lengths, which is crucial for circuits which have varying numbers of design parameters, performance metrics, and types. While recurrent neural networks (RNNs) can handle variable-length inputs, they suffer from inefficient training due to the vanishing gradient problem and limited parallel processing capabilities. Furthermore, the self-attention mechanism in transformers captures complex interdependencies among circuit parameters and performance metrics, potentially yielding more accurate predictions than standard deep neural networks or RNNs, especially for high-dimensional, heterogeneous circuit data. INSIGHT exploits these transformer strengths, facilitating the automatic construction of tailored high-fidelity performance prediction models within a unified framework that adapts to diverse parameter lengths and performance metric lengths. Note that INSIGHT’s universality stems from its adaptable framework, which can consistently accommodate diverse circuit types and topologies across technologies and not a one-model-fits-all approach.

We implement INSIGHT using a custom decoder-only transformer architecture specifically tailored for analog circuit performance prediction with real-valued inputs and outputs. Unlike traditional language models, our approach skips tokenization and directly processes continuous values [21, 27]. This streamlined design results in a compact model with $\sim 27.5\text{K}$ network parameters for a topology with 30 design variables and 20 performance metrics (total sequence length of 50). Compared to large language models (LLMs) with billions of parameters, INSIGHT’s modest size enables computationally and data-efficient training from scratch, facilitating rapid training and inference. Table I presents INSIGHT’s architecture details.

Remark 1: While the relationship between performance metrics, relative to design parameters and among themselves, is not inherently time-series, this formulation enables self-attention and autoregressive features to leverage their interdependencies for effective and efficient predictions.

TABLE I: INSIGHT Architecture

INSIGHT Parameter	Value
Network Architecture	Decoder-Based Transformer
Dim. of model	16
# of Heads	4
# of Decoder Layers	6
dim_feedforward	64
Activation	ReLU [28]
Learning rate	0.001
	with cosine annealing scheduler [29]

B. Performance Metric Sequencing in INSIGHT

In autoregressive sequence generation, accurate prediction of one metric significantly enhances the prediction accuracy of the subsequent, emphasizing the importance of metric sequence order for effective and data-efficient predictions. We employ a greedy strategy for metric sequencing in INSIGHT.

Algorithm 1 Metric Sequencing for Data-Efficient Prediction

Require: List of performance metrics $Y = [y_1, y_2, \dots, y_M]$
Ensure: Ordered list of metrics P_{ordered}
Sort Y in ascending order based on runtime and complexity
 $P_{\text{ordered}} \leftarrow []$ ▷ Initialize as an empty list
while $|P_{\text{ordered}}| < |Y|$ **do**
 $y^* \leftarrow \arg \max_{y_i \in Y} \text{ExpectedInformationGain}(y_i | P_{\text{ordered}})$
 $P_{\text{ordered}}.\text{append}(y^*)$
 $Y.\text{remove}(y^*)$
end while
Sequence known dependent metrics after their dependencies in P_{ordered}
return P_{ordered}

As outlined in Algorithm 1, metrics are initially sorted based on runtime complexity. Ties are resolved by iteratively selecting metrics that provide the highest expected information gain, given the previously predicted metrics, to prioritize data efficiency. If a specification is known to be directly derived from others, it is sequenced after its dependencies to optimize both data utilization and prediction accuracy. By deferring complex metrics that demand more data and exploiting performance interdependencies, this approach leverages simpler specifications to enhance the prediction accuracy of more complex ones, ensuring effective and data-efficient sequencing. Figure 2 illustrates the performance metric sequencing for the Folded Cascode Amplifier as an example, with arrows Left $\rightarrow$ Right indicating significant contributors to the autoregressive dependencies in the prediction model.




Fig. 2: Metric Sequencing in Folded Cascode Amplifier

Given a performance metric sequence order, INSIGHT utilizes self-attention to adaptively focus on the most relevant

segments of the parameter (x_1 to x_N) and generated performance output (y_1 to y_{i-1}) sequence, to accurately predict each output metric y_i . Positional encoding is used to preserve sequence order and maintain context and coherence.

Our autoregressive performance prediction formulation, integrated with the INSIGHT framework, which comprises an adaptive architecture combined with our strategy for optimizing performance sequence order, offers a data-efficient and effective analog circuit performance prediction approach.

C. Transfer Learning with INSIGHT

The fundamental circuit physics, including performance interdependencies, trade-offs, and design principles inherent to a given topology, remain largely consistent and often translate across different process technologies. INSIGHT leverages transfer learning to facilitate data-efficient knowledge transfer between processes while maintaining high prediction accuracy. This same capability further enables rapid fine-tuning to new real data within the same process and topology, allowing swift model updates—a crucial feature for effective surrogate modeling in model-based optimization frameworks.

To further enhance computational efficiency, INSIGHT incorporates Low-Rank Adaptation (LoRA) [19, 20], as detailed in Algorithm 2, to reduce the model’s memory footprint and fine-tuning time by updating only a small set of rank-decomposition matrices instead of all model parameters, while maintaining high prediction performance, as shown in Fig. 3.




Fig. 3: LoRA-based Transfer Learning in INSIGHT

The overall wall-clock time for optimization in a model-based optimization framework can be approximated as:

$$T_{\text{optimization}} \approx t_{\text{overhead}} + K \cdot t_{\text{inference}} + N \cdot t_{\text{update}} + M \cdot t_{\text{policy-opt}} + R \cdot t_{\text{real-interaction}}, \quad (2)$$

where K , N , M , and R represent the number of surrogate model inferences, model updates, policy optimization steps, and real environment interactions during the optimization, respectively, with $t_{\text{inference}}$, t_{update} , $t_{\text{policy-opt}}$, and $t_{\text{real-interaction}}$ being their corresponding time durations, and t_{overhead} the time for data processing, one-time model pre-training, and other overhead tasks. INSIGHT aims to keep the critical components of Equation 2: N , R , t_{update} , and $t_{\text{inference}}$ small using its data-efficient high prediction accuracy, effective generalization,

Algorithm 2 LoRA-based Transfer Learning in INSIGHT

Require: Pre-trained *model*, *train_dataset_loader*, *device*, LoRA rank r , learning rate γ , epoch E , warm start step T_0
Ensure: Fine-tuned model with updated LoRA parameters
function **APPLY_LORA_TO_MODEL**(*network*, *LoRA_rank*)
 for weight W in *network* **do**
 $W \leftarrow W.\text{detach}() + A_W A_W^T$ for a low rank learnable vector on A_W (LoRA parameter).
 end for
 return *network*
end function
model = **APPLY_LORA_TO_MODEL**(*model*, r)
optimizer $\leftarrow$ initialize Adam optimizer with LoRA parameters, learning rate γ
loss_fn $\leftarrow$ MSE loss function
num_epochs $\leftarrow E$
scheduler $\leftarrow$ CosineAnnealingWarmRestarts with T_0
for *epoch* = 1 to *num_epochs* **do**
 total_loss $\leftarrow 0$
 model.train()
 for all *batch* $\in$ *train_dataset_loader* **do**
 compute output and loss
 backpropagate and update LoRA parameters
 aggregate loss
 end for
 update learning rate scheduler
end for

rapid fine-tuning capabilities, and fast ML-based inference, reducing the overall optimization time and enhancing the real-time sample efficiency.

IV. EXPERIMENTS

A. Benchmark Circuits and Technologies

We trained and evaluated INSIGHT on a machine with eight NVIDIA P100 GPUs and an Intel Xeon E5-2698 V4 CPU. To demonstrate the effectiveness of INSIGHT, we compare its performance against two state-of-the-art neural surrogate approaches: Learn-by-Compare (LbC) [16] and the FC-Ensemble from CRONuS [10]. We use the following benchmark circuits:

- I. 2-Stage Miller-Compensated OPAMP (NMOS Input Pair)
- II. 2-Stage Miller-Compensated OPAMP (PMOS Input Pair)
- III. 2-Stage TIA (Transimpedance Amplifier)
- IV. 3-Stage TIA
- V. Level Shifter

Additionally, we assess INSIGHT on the Folded Cascode Amplifier and Low-Dropout Regulator (LDO) using a commercial 45nm process with an extended set of performance metrics. Figure 4 provides detailed schematics for some of these circuits. Table II lists the performance metrics against which these circuits have been evaluated. We have validated our concept on 45nm, 90nm, and 130nm technologies.

B. INSIGHT Performance

1) *Prediction Accuracy:* An unseen test dataset of 1000 samples was held out for final evaluation. We created training sets of varying sizes; each split into an 80:20 train-validation




Fig. 4: Schematics: (a) 2-Stage Miller-Compensated OPAMP (PMOS Input Pair), (b) 3-Stage TIA, (c) Folded Cascode Amplifier, (d) LDO

TABLE II: Performance Metrics for each circuit

Circuits	Performance Metrics									
Benchmark I	I_Q (mA)	DC Gain (dB)	Input-Referred Noise Density (IRN Density) @ 1KHz (V/√Hz)		CMRR (dB)			UGBW (MHz)	Phase Margin (°)	
Benchmark II										
Benchmark III										
Benchmark IV										
Benchmark V	DC Power (W)	Ratio	Avg. Delay (sec)				Delay Balance (sec)			
Folded Cascode Amplifier	I_Q (mA)	DC Gain (dB)	IRN Density @ 1KHz (V/√Hz)	CMRR (dB)	PSRR (dB)	GBW (MHz)	Phase Margin (°)	Settling Time (sec)	Slew Rate (V/sec)	Rise Time (sec)
LDO	I_Q (mA)	Phase Margin (°)		Efficiency	Dropout (mV)	Load Regulation (%)		PSRR (dB)	Line Regulation (%)	




Fig. 5: INSIGHT Test Performance Plots: Demonstrating INSIGHT’s high prediction accuracy and data efficiency

TABLE III: Test Performance Comparison Across Different Circuits: INSIGHT vs Baselines

	Test R ² Scores for 2000:1000						
Neural Surrogate	Benchmark I	Benchmark II	Benchmark III	Benchmark IV	Benchmark V	Folded Cascode	LDO
FC Ensemble in CRONuS [10]	0.578316	0.493737	0.727980	0.627082	0.125414	0.317860	0.178161
LbC [16]	0.663117	0.540372	0.712673	0.695721	0.730163	0.521738	0.493361
INSIGHT	0.957782	0.958691	0.957347	0.958614	0.950131	0.950587	0.976977
	Test MSE Loss for 2000:1000						
Neural Surrogate	Benchmark I	Benchmark II	Benchmark III	Benchmark IV	Benchmark V	Folded Cascode	LDO
FC Ensemble in CRONuS [10]	0.02130	0.04518	0.04703	0.01640	0.04317	0.23961	0.17860
LbC [16]	0.01886	0.02964	0.03071	0.02377	0.02901	0.05928	0.06253
INSIGHT	0.00370	0.00793	0.00579	0.00427	0.00333	0.00360	0.00122

TABLE IV: Impact of Metric Sequencing on Data-Efficiency

Train Size	Our Algorithm’s Sequencing	Reverse Sequencing
500	Mean $R^2 = 0.824698$	Mean $R^2 = 0.770055$
1000	Mean $R^2 = 0.926696$	Mean $R^2 = 0.908772$
2000	Mean $R^2 = 0.950587$	Mean $R^2 = 0.934486$

TABLE V: Summary of Training Data Requirements

Benchmarks	Training from Scratch	Transfer Learning
Benchmark I	~900	~300
Benchmark II	~1000	~200
Benchmark III	~900	~300
Benchmark IV	~1200	~300
Benchmark V	~1500	~400

ratio. INSIGHT was trained on the training subset, validated for hyperparameter tuning and early stopping on the validation subset, and then evaluated on the fixed unseen test set. This process was repeated for 30 independent trials per training set size for statistical robustness, and the mean test perfor-

TABLE VI: Impact of LoRA on INSIGHT

Benchmarks	# Trainable Parameters		Wall-clock Time Ratio ($\frac{t_{\text{LoRA}}}{t_{\text{Full Fine-tuning}}} \times 100\%$)
	Full Fine-tuning (tune-all approach)	LoRA	
Benchmark I	27.249K	15.729K	~72.21%
Benchmark II	27.265K	15.745K	~71.13%
Benchmark III	27.217K	15.697K	~74.22%
Benchmark IV	27.313K	15.793K	~73.41%
Benchmark V	27.233K	15.713K	~74.49%

TABLE VII: Performance Comparison of INSIGHT-based RL framework (with PPO) vs CRONuS vs AutoCkt (PPO)

	INSIGHT-based framework (with PPO)	CRONuS [10]	AutoCkt (PPO) [6]
Benchmarks	Real-time Simulations	Real-time Simulations	Real-time Simulations
I	2 ± 0.18	450	14,100
II	2 ± 0.18	330	9,300
III	15 ± 5	990	11,100
IV	15 ± 5	390	8,700
V	15 ± 5	420	10,400

mances were recorded. Figure 5(a) showcases INSIGHT’s mean test performance across benchmarks I–V when trained

from scratch for varying training set sizes as described in the above setup for 90nm technology, while Figure 5(b) shows INSIGHT’s performance on Folded Cascode and LDO on a commercial 45nm process. INSIGHT achieves high prediction performance ($R^2 > 0.9$) with ≤ 1500 training samples across benchmarks, highlighting its data efficiency. Table III summarizes INSIGHT’s mean test performance using 2000 samples for training and validation following the setup described earlier. As shown, INSIGHT consistently achieves high test R^2 scores and low MSE losses across all benchmark circuits, outperforming our baselines [16] and [10]. Table IV highlights the effectiveness of INSIGHT’s metric sequencing strategy for the Folded Cascode, showcasing improved data efficiency in limited data scenarios over the reversed order.

2) *Knowledge Transfer across Technologies*: For each topology, similar to the prediction accuracy evaluation setup discussed in Section IV-B1, we reserved an unseen test set of 1000 samples. INSIGHT’s test performance was then evaluated on each for different training set sizes, comparing training from scratch against fine-tuning over 30 independent trials per training set size. Mean R^2 scores and standard deviations were noted. Figure 5(c) illustrates prediction performance on Benchmark II from 90nm to 130nm (to larger node), while Figure 5(d) shows results for Benchmark III from 90nm to 45nm (to smaller node). Both figures display mean R^2 scores with the corresponding 95% confidence intervals, demonstrating INSIGHT’s effectiveness across technologies. Table V summarizes the training data requirements for benchmark circuits I–V transferred from 90nm to 45nm, using a mean test R^2 score of 0.9 as the minimum acceptable performance threshold. Our experiments showed a significant $\sim 60\%$ reduction in required training data for transfers between 90nm and 45nm, and 130nm and 90nm, while preserving high prediction fidelity. Implementing LoRA allowed us to maintain high model performance while significantly reducing computational requirements. As shown in Table VI, LoRA reduced memory footprint by $\sim 42\%$ and training time by $\sim 25\%$ for training size of 500 while maintaining model performance above the R^2 threshold of 0.9.

3) *Inference Speed*: When simultaneously processing a batch of 1,000 combinations of input parameters, INSIGHT’s inference time across our benchmark circuits was measured to be $115.21\mu s$ (mean) $\pm 12.01\mu s$ (std dev), compared to several minutes for the case of commercial simulators. This result was derived from 100 independent trials per circuit on our setup.

C. Analog Sizing using INSIGHT

For these experiments, INSIGHT was pre-trained from scratch on a dataset of 1,000 randomly generated samples per topology, comprising Gaussian-sampled design parameters and their corresponding SPICE-simulated performance metrics. Note that INSIGHT does not make any a priori assumption on the underlying data distribution, and using a moderate to expert dataset would likely enhance the performance of the sizing framework. PPO-based RL agents [30] with default hyperparameters were employed, a method extensively used in EDA because of its robustness and effectiveness [6, 31],

and the performance compared against two established analog circuit sizing methodologies: AutoCkt [6], a PPO-based online learning-based algorithm with default hyperparameter settings, and CRONuS [10], a state-of-the-art neural surrogate-based approach. Table VII presents the performance comparison based on the number of real-time simulations (steps) required for different circuits on 45nm technology, each row representing a test case corresponding to a fixed target specification randomly selected from the same set of designer-specified performance specifications used in [10]. The INSIGHT-based framework’s performance is reported as mean $\pm$ standard deviation over 30 independent trials for robust statistical analysis. Our sizing experiments show that INSIGHT effectively reduces the critical components of Equation 2 (Section III-C) for this application, achieving ~ 100 – $1000\times$ improvement in computation costs over existing sizing methods on identical benchmarks and test cases, demonstrating INSIGHT’s efficacy.

V. CONCLUSION

This paper introduces INSIGHT, a novel, technology-agnostic, and data-efficient universal neural simulator framework for analog performance prediction. By formulating the prediction task as autoregressive sequence generation, INSIGHT leverages the strengths of decoder Transformer architectures and their self-attention mechanisms to capture inherent parameter-performance interdependencies. This approach allows accurate prediction of simulation-costly critical specifications leveraging less expensive (predicted or previously available) performance metrics as conditioning information, achieving high-fidelity and data-efficient predictions across diverse circuit types and technologies. The Transformer-based architecture enables adaptive handling of variable-length design parameters and performance metrics, making INSIGHT a universal framework. INSIGHT supports compute- and data-efficient knowledge transfer across processes through parameter-efficient fine-tuning using Low-Rank Adaptation (LoRA) while maintaining high model performance. Furthermore, these fast fine-tuning capabilities make INSIGHT suitable for model-based optimization frameworks where model update time is critical. Our experiments demonstrate INSIGHT’s effectiveness, consistently achieving test R^2 scores ≥ 0.95 across circuits and technologies.

To our best knowledge, this work represents the first successful application of a universal neural simulator framework using autoregressive Transformers for analog design automation. Future work will focus on developing more intelligent strategies to enhance data efficiency and extend this formulation to address more complex analog design challenges.

ACKNOWLEDGEMENT

This work was supported in part by Samsung Advanced Institute of Technology (SAIT), NSF under grants CCF-1704758 and CCF-2112665, SRC under task 3160.007, and an equipment donation from Nvidia. We sincerely thank Prof. Joydeep Ghosh from the University of Texas at Austin for useful discussions and valuable feedback.

REFERENCES

- [1] Xilu Wang, Yaochu Jin, Sebastian Schmitt, and Markus Olhofer. Recent Advances in Bayesian Optimization. *ACM Computing Surveys*, 55(13s):1–36, 2023.
- [2] Minjeong Choi, Youngchang Choi, Kyongsu Lee, and Seokhyeong Kang. Reinforcement Learning-based Analog Circuit Optimizer using gm/ID for Sizing. In *Proc. DAC*, pages 1–6. IEEE, 2023.
- [3] Jinxin Zhang, Jiarui Bao, Zhangcheng Huang, Xuan Zeng, and Ye Lu. Automated Design of Complex Analog Circuits with Multiagent based Reinforcement Learning. In *Proc. DAC*, pages 1–6. IEEE, 2023.
- [4] Yaguang Li, Yishuang Lin, Meghna Madhusudan, Arvind Sharma, Sachin Sapatnekar, Ramesh Harjani, and Jiang Hu. A Circuit Attention Network-Based Actor-Critic Learning Approach to Robust Analog Transistor Sizing. In *2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)*, pages 1–6. IEEE, 2021.
- [5] Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, and Song Han. GCN-RL Circuit Designer: Transferable Transistor Sizing with Graph Neural Networks and Reinforcement Learning. In *Proc. DAC*, pages 1–6. IEEE, 2020.
- [6] Keertana Settaluri, Ameer Haj-Ali, Qijing Huang, Kourosh Hakhamaneshi, and Borivoje Nikolic. AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs. In *Proc. DATE*, pages 490–495. IEEE, 2020.
- [7] Ahmet F. Budak, Prateek Bhansali, Bo Liu, Nan Sun, David Z. Pan, and V. Kashyap Chandramouli. DNN-Opt: An RL inspired optimization for analog circuit sizing using deep neural networks. In *Proc. DAC*, pages 1219–1224, 2021.
- [8] Ahmet F Budak, David Smart, Brian Swahn, and David Z Pan. APOSTLE: Asynchronously parallel optimization for sizing analog transistors using DNN learning. In *Proc. ASPDAC*, pages 70–75, 2023.
- [9] Souradip Poddar, Ahmet Budak, Linran Zhao, Chen-Hao Hsu, Supriyo Maji, Keren Zhu, Yaoyao Jia, and David Z Pan. A data-driven analog circuit synthesizer with automatic topology selection and sizing. In *Proc. DATE*, pages 1–6. IEEE, 2024.
- [10] Youngmin Oh, Doyun Kim, Yoon Hyeok Lee, and Bosun Hwang. CRONuS: Circuit Rapid Optimization with Neural Simulator. In *Proc. DATE*, pages 1–6, 2024.
- [11] Behzad Razavi. *Design of Analog CMOS Integrated Circuits*. McGraw-Hill, Inc., USA, 1 edition, 2000.
- [12] Tony Chan Carusone, David Johns, and Kenneth William Martin. *Analog integrated circuit design*. John Wiley and Sons, 2nd ed edition, 2012.
- [13] Walter Daems, Georges Gielen, and Willy Sansen. Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits. *IEEE TCAD*, 22(5):517–534, 2003.
- [14] Alireza Pourkhalili and Sayed Mohammad Ali Zanjani. Design of a Two-Stage Operational Amplifier Using Artificial Neural Network. *Journal of Intelligent Procedures in Electrical Technology*, 2024.
- [15] Zhenxin Zhao and Lihong Zhang. Efficient performance modeling for automated CMOS analog circuit synthesis. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 29(11):1824–1837, 2021.
- [16] Zihu Wang, Karthik Somayaji NS, and Peng Li. Learn-by-Compare: Analog Performance Prediction using Contrastive Regression with Design Knowledge. In *Proc. DAC*, 2024.
- [17] Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. Attention is all you need. *Proc. NeurIPS*, 30, 2017.
- [18] Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan N Gomez, Łukasz Kaiser, and Illia Polosukhin. Attention is all you need. *Proc. NeurIPS*, 30, 2017.
- [19] Uijeong Jang, Jason D Lee, and Ernest K Ryu. LoRA Training in the NTK Regime has No Spurious Local Minima. *arXiv preprint arXiv:2402.11867*, 2024.
- [20] Edward J Hu, Yelong Shen, Phillip Wallis, Zeyuan Allen-Zhu, Yuanzhi Li, Shean Wang, Lu Wang, and Weizhu Chen. LoRA: Low-Rank Adaptation of Large Language Models. *arXiv preprint arXiv:2106.09685*, 2021.
- [21] Lili Chen, Kevin Lu, Aravind Rajeswaran, Kimin Lee, Aditya Grover, Misha Laskin, Pieter Abbeel, Aravind Srinivas, and Igor Mordatch. Decision transformer: Reinforcement learning via sequence modeling. *Advances in neural information processing systems*, 34:15084–15097, 2021.
- [22] Ze Liu, Yutong Lin, Yue Cao, Han Hu, Yixuan Wei, Zheng Zhang, Stephen Lin, and Baining Guo. Swin transformer: Hierarchical vision transformer using shifted windows. In *Proceedings of the IEEE/CVF international conference on computer vision*, pages 10012–10022, 2021.
- [23] Haoyi Zhou, Shanghang Zhang, Jieqi Peng, Shuai Zhang, Jianxin Li, Hui Xiong, and Wancai Zhang. Informer: Beyond efficient transformer for long sequence time-series forecasting. In *Proceedings of the AAAI conference on artificial intelligence*, volume 35, pages 11106–11115, 2021.
- [24] David E Rumelhart, James L McClelland, PDP Research Group, et al. *Parallel distributed processing, volume 1: Explorations in the microstructure of cognition: Foundations*. The MIT press, 1986.
- [25] Alec Radford, Karthik Narasimhan, Tim Salimans, Ilya Sutskever, et al. Improving Language Understanding by Generative Pre-Training. 2018.
- [26] Lewis Tunstall, Leandro Von Werra, and Thomas Wolf. *Natural language processing with transformers*. ” O’Reilly Media, Inc.”, 2022.
- [27] Romain Ilbert, Ambroise Odonnat, Vasilii Feofanov, Aladin Virmaux, Giuseppe Paolo, Themis Palpanas, and Ievgen Redko. Samformer: Unlocking the potential of transformers in time series forecasting with sharpness-aware minimization and channel-wise attention. In *Forty-first International Conference on Machine Learning*.
- [28] Vinod Nair and Geoffrey E Hinton. Rectified linear units improve restricted boltzmann machines. In *Proc. ICML*, pages 807–814, 2010.
- [29] Ilya Loshchilov and Frank Hutter. Sgdr: Stochastic gradient descent with warm restarts. *arXiv preprint arXiv:1608.03983*, 2016.
- [30] John Schulman, Filip Wolski, Prafulla Dhariwal, Alec Radford, and Oleg Klimov. Proximal policy optimization algorithms. *arXiv preprint arXiv:1707.06347*, 2017.
- [31] Weidong Cao, Mouhacine Benosman, Xuan Zhang, and Rui Ma. Domain knowledge-infused deep learning for automated analog/radio-frequency circuit parameter optimization. In *Proc. DAC*, pages 1015–1020, 2022.